ura/%25252525252525252525252525252525253fid%25252525252525252525252525252525253da914767a37ca6cecb3b3e7ddf2ee7013c02448ca?h=master, branch master SVM Implementation in Python, C and Verilog