ura/%25253fid%25253d6df5e119d64a95a8c1b1ab1ada1cbc9b9d248505?h=master, branch master SVM Implementation in Python, C and Verilog