ura/%253fid%253d6aa93db961b5add3a6f3e7624009280574126ecd?h=master, branch master SVM Implementation in Python, C and Verilog