ura/%253fid%253d787c5e1afa5d8a0295f644b1bc0eaba2e4bd8554%3fid%3d787c5e1afa5d8a0295f644b1bc0eaba2e4bd8554?h=master, branch master SVM Implementation in Python, C and Verilog