ura/OASIS%253fid%253d0dfe76526e8bbae3bf5dcfe48265afdc7795fe61%3fid%3dd6b2dab58964d8b25c8c359bcb11d5fca5bd8879?h=master, branch master SVM Implementation in Python, C and Verilog