ura/OASIS/C%253fid%253db621f72a746343d302c0673616fc84f46800ebaf?h=master, branch master

ura/OASIS/C%253fid%253db621f72a746343d302c0673616fc84f46800ebaf?h=master, branch master SVM Implementation in Python, C and Verilog