ura/OASIS/C/model%25252525252525253fid%25252525252525253da2296f6d153701fee5cc9d3a02c6e5f1eda0d323?h=master, branch master SVM Implementation in Python, C and Verilog