ura/OASIS/C/model%252525252525253fid%252525252525253d1e6bef5f8c5daecb09827beeac1a74807757b8d1?h=master, branch master SVM Implementation in Python, C and Verilog