ura/OASIS/C/model%2525253fid%2525253dfff164eeb8d8f3587c16d29a03a5a6259afa7710?h=master, branch master SVM Implementation in Python, C and Verilog