python/openvino/demo/ip/intel_ai_ip/verilog/dla_demux_config.svh


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

// Copyright 2024 Intel Corporation.
//
// This software and the related documents are Intel copyrighted materials,
// and your use of them is governed by the express license under which they
// were provided to you ("License"). Unless the License provides otherwise,
// you may not use, modify, copy, publish, distribute, disclose or transmit
// this software or the related documents without Intel's prior written
// permission.
//
// This software and the related documents are provided as is, with no express
// or implied warranties, other than those that are expressly stated in the
// License.

/*
  This is the shared datatype between C++ compiler config generation and output streamer RTL
*/

typedef struct packed {
  uint32_t   select;    // select signal to steer input data to one of two output data
} demux_sel_config_t;