summaryrefslogtreecommitdiff
path: root/python/openvino/demo/ip/intel_ai_ip/verilog/dla_top_pkg.sv
blob: 57b4e93140a105e7607644889cb7f2288b2fe2dc (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
// Copyright 2015-2020 Intel Corporation.
//
// This software and the related documents are Intel copyrighted materials,
// and your use of them is governed by the express license under which they
// were provided to you ("License"). Unless the License provides otherwise,
// you may not use, modify, copy, publish, distribute, disclose or transmit
// this software or the related documents without Intel's prior written
// permission.
//
// This software and the related documents are provided as is, with no express
// or implied warranties, other than those that are expressly stated in the
// License.

package dla_top_pkg;
  // Width of various axi signals from the axi4 spec
  localparam int AXI_BURST_LENGTH_WIDTH = 8;
  localparam int AXI_BURST_SIZE_WIDTH = 3;
  localparam int AXI_BURST_TYPE_WIDTH = 2;

  // Maximum number of modules connected to the config network
  localparam int CONFIG_NETWORK_MAX_NUM_MODULES = 255;

  // Maximum number of modules connected to the xbar
  localparam int DLA_TOP_XBAR_PARAMETER_ARRAY_SIZE = 17;
endpackage